2025-05-28 14:41:02 -05:00
|
|
|
#ifndef _PORT_IO_H
|
|
|
|
|
#define _PORT_IO_H
|
|
|
|
|
|
|
|
|
|
#include <stdint.h>
|
|
|
|
|
|
|
|
|
|
static inline uint32_t inl(uint16_t port)
|
|
|
|
|
{
|
|
|
|
|
uint32_t rv;
|
|
|
|
|
asm volatile ("inl %%dx, %%eax" : "=a" (rv) : "dN" (port));
|
|
|
|
|
return rv;
|
|
|
|
|
}
|
|
|
|
|
|
2026-02-12 20:33:46 -06:00
|
|
|
static inline __attribute__((always_inline)) void outl(uint16_t port, uint32_t data)
|
2025-05-28 14:41:02 -05:00
|
|
|
{
|
|
|
|
|
asm volatile ("outl %%eax, %%dx" : : "dN" (port), "a" (data));
|
|
|
|
|
}
|
|
|
|
|
|
2026-02-12 20:33:46 -06:00
|
|
|
static inline __attribute__((always_inline)) void outb(uint16_t port, uint8_t val)
|
2025-05-28 14:41:02 -05:00
|
|
|
{
|
|
|
|
|
asm volatile ( "outb %0, %1" : : "a"(val), "Nd"(port) : "memory");
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline uint8_t inb(uint16_t port)
|
|
|
|
|
{
|
|
|
|
|
uint8_t ret;
|
|
|
|
|
asm volatile ( "inb %1, %0"
|
|
|
|
|
: "=a"(ret)
|
|
|
|
|
: "Nd"(port)
|
|
|
|
|
: "memory");
|
|
|
|
|
return ret;
|
|
|
|
|
}
|
|
|
|
|
|
2026-02-12 20:33:46 -06:00
|
|
|
static inline __attribute__((always_inline)) void io_wait()
|
2025-05-28 14:41:02 -05:00
|
|
|
{
|
|
|
|
|
outb(0x80, 0);
|
|
|
|
|
}
|
|
|
|
|
|
2026-02-12 20:33:46 -06:00
|
|
|
static inline __attribute__((always_inline)) void insw(uint16_t port, void* addr, uint32_t count)
|
|
|
|
|
{
|
|
|
|
|
asm volatile ("rep insw" : "+D"(addr), "+c"(count) : "d"(port) : "memory");
|
2025-05-28 14:41:02 -05:00
|
|
|
}
|
|
|
|
|
|
2026-02-12 20:33:46 -06:00
|
|
|
static inline __attribute__((always_inline)) void outsw(uint16_t port, const void* addr, uint32_t count)
|
|
|
|
|
{
|
|
|
|
|
asm volatile ("rep outsw" : "+S"(addr), "+c"(count) : "d"(port));
|
2025-05-28 14:41:02 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#endif
|